

EAST Search History

Ref #	Hits	Search Query	DBs	Default Operator	Plurals	Time Stamp
L1	410	703/2.ccls. and @pd>"20050301"	US-PGPUB; USPAT; EPO; DERWENT	OR	OFF	2006/04/04 18:11
L2	337	(verilog or hdl or vhdl) and (parameter\$7 near design)	US-PGPUB; USPAT; EPO; DERWENT	OR	OFF	2006/04/04 18:12
L3	170	L2 and @ad<"20010901"	US-PGPUB; USPAT; EPO; DERWENT	OR	OFF	2006/04/04 18:12

□ Search Results

BROWSE

SEARCH

IEEE XPLORE GUIDE

SUPPORT

Results for "((parameterized <near> design<and>logic)<and>verilog) <and> (pyr >= 1951 ..."

Your search matched 82 of 1335860 documents.

A maximum of 500 results are displayed, 25 to a page, sorted by Relevance in Descending order.


 e-mail  printer friendly

» Search Options

[View Session History](#)

[New Search](#)

Modify Search

((parameterized <near> design<and>logic)<and>verilog) <and> (pyr >= 1951 <and> 

☐ Check to search only within this results set

Display Format: ☒ Citation ☐ Citation & Abstract

» Key

IEEE JNL IEEE Journal or Magazine

IEE JNL IEE Journal or Magazine

IEEE CNF IEEE Conference Proceeding

IEE CNF IEE Conference Proceeding

IEEE STD IEEE Standard

 [Select All](#) [Deselect All](#)

View: [1-25](#) | [26-50](#) | [51-75](#) | [76-82](#)

- ☐ 1. **IEEE standard Verilog hardware description language**
[IEEE Std 1364-2001](#)
2001 Page(s):0_1 - 856
[AbstractPlus](#) | Full Text: [PDF\(3773 KB\)](#) IEEE STD
- ☐ 2. **A system for evaluating performance and cost of SIMD array designs**
Herbordt, M.C.; Cravy, J.; Sam, R.; Kidwai, O.; Lin, C.;
[Frontiers of Massively Parallel Computation, 1999. Frontiers '99. The Seventh Symposium on the](#)
21-25 Feb. 1999 Page(s):16 - 24
Digital Object Identifier 10.1109/FMPC.1999.750580
[AbstractPlus](#) | Full Text: [PDF\(316 KB\)](#) IEEE CNF
[Rights and Permissions](#)
- ☐ 3. **Using configurable computing to accelerate Boolean satisfiability**
Peixin Zhong; Martonosi, M.; Ashar, P.; Malik, S.;
[Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on](#)
Volume 18, Issue 6, June 1999 Page(s):861 - 868
Digital Object Identifier 10.1109/43.766733
[AbstractPlus](#) | [References](#) | Full Text: [PDF\(124 KB\)](#) IEEE JNL
[Rights and Permissions](#)
- ☐ 4. **The spring scheduling coprocessor: a scheduling accelerator**
Burleson, W.; Ko, J.; Niehaus, D.; Ramamritham, K.; Stankovic, J.A.; Wallace, G.; Weems, C.;
[Very Large Scale Integration \(VLSI\) Systems, IEEE Transactions on](#)
Volume 7, Issue 1, March 1999 Page(s):38 - 47
Digital Object Identifier 10.1109/92.748199
[AbstractPlus](#) | [References](#) | Full Text: [PDF\(340 KB\)](#) IEEE JNL
[Rights and Permissions](#)
- ☐ 5. **Object oriented circuit-generators in Java**
Chu, M.; Weaver, N.; Sulimma, K.; Dehon, A.; Wawrzynek, J.;
[FPGAs for Custom Computing Machines, 1998. Proceedings. IEEE Symposium on](#)
15-17 April 1998 Page(s):158 - 166
Digital Object Identifier 10.1109/FPGA.1998.707893
[AbstractPlus](#) | Full Text: [PDF\(164 KB\)](#) IEEE CNF
[Rights and Permissions](#)
- ☐ 6. **The NAPA adaptive processing architecture**
Rupp, C.R.; Landguth, M.; Garverick, T.; Gomersall, E.; Holt, H.; Arnold, J.M.; Gokhale, M.;
[FPGAs for Custom Computing Machines, 1998. Proceedings. IEEE Symposium on](#)
15-17 April 1998 Page(s):28 - 37
Digital Object Identifier 10.1109/FPGA.1998.707878

- ☐ **7. The RAW benchmark suite: computation structures for general purpose computing**
Babb, J.; Frank, M.; Lee, V.; Waingold, E.; Barua, R.; Taylor, M.; Kim, J.; Devabhaktuni, S.; Agarwal, A.;
[FPGAs for Custom Computing Machines, 1997. Proceedings., The 5th Annual IEEE Symposium on](#)
16-18 April 1997 Page(s):134 - 143
Digital Object Identifier 10.1109/FPGA.1997.624613
[AbstractPlus](#) | Full Text: [PDF\(876 KB\)](#) IEEE CNF
[Rights and Permissions](#)

- ☐ **8. Computer-aided design of analog and mixed-signal integrated circuits**
Gielen, G.G.E.; Rutenbar, R.A.;
[Proceedings of the IEEE](#)
Volume 88, Issue 12, Dec. 2000 Page(s):1825 - 1854
Digital Object Identifier 10.1109/5.899053
[AbstractPlus](#) | [References](#) | Full Text: [PDF\(552 KB\)](#) IEEE JNL
[Rights and Permissions](#)

- ☐ **9. C-based SoC design flow and EDA tools: an ASIC and system vendor perspective**
Wakabayashi, K.; Okamoto, T.;
[Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on](#)
Volume 19, Issue 12, Dec. 2000 Page(s):1507 - 1522
Digital Object Identifier 10.1109/43.898829
[AbstractPlus](#) | [References](#) | Full Text: [PDF\(388 KB\)](#) IEEE JNL
[Rights and Permissions](#)

- ☐ **10. Implementing Neon: a 256-bit graphics accelerator**
McCormack, J.; McNamara, R.; Gianos, C.; Jouppi, N.P.; Dutton, T.; Zurawski, J.; Seiler, L.; Correll, K.;
[Micro, IEEE](#)
Volume 19, Issue 2, March-April 1999 Page(s):58 - 69
Digital Object Identifier 10.1109/40.755468
[AbstractPlus](#) | [References](#) | Full Text: [PDF\(264 KB\)](#) IEEE JNL
[Rights and Permissions](#)

- ☐ **11. Programming real-time applications with SIGNAL**
LeGuernic, P.; Gautier, T.; Le Borgne, M.; Le Maire, C.;
[Proceedings of the IEEE](#)
Volume 79, Issue 9, Sept. 1991 Page(s):1321 - 1336
Digital Object Identifier 10.1109/5.97301
[AbstractPlus](#) | Full Text: [PDF\(1144 KB\)](#) IEEE JNL
[Rights and Permissions](#)

- ☐ **12. Introduction to high-level synthesis**
Gajski, D.D.; Ramachandran, L.;
[Design & Test of Computers, IEEE](#)
Volume 11, Issue 4, Winter 1994 Page(s):44 - 54
Digital Object Identifier 10.1109/54.329454
[AbstractPlus](#) | Full Text: [PDF\(880 KB\)](#) IEEE JNL
[Rights and Permissions](#)

- ☐ **13. Trends in CAD of analog ICs**
Antao, B.A.A.;
[Circuits and Devices Magazine, IEEE](#)
Volume 12, Issue 5, Sept. 1996 Page(s):31 - 41
Digital Object Identifier 10.1109/101.537354
[AbstractPlus](#) | [References](#) | Full Text: [PDF\(1420 KB\)](#) IEEE JNL
[Rights and Permissions](#)

- ☐ **14. A delay model for router microarchitectures**
Li-Shiuan Peh; Dally, W.J.;
[Micro, IEEE](#)

- ☐ **15. Coverage metrics for functional validation of hardware designs**
Tasiran, S.; Keutzer, K.;
[Design & Test of Computers, IEEE](#)
Volume 18, Issue 4, July-Aug. 2001 Page(s):36 - 45
Digital Object Identifier 10.1109/54.936247

[AbstractPlus](#) | [References](#) | Full Text: [PDF\(132 KB\)](#) IEEE JNL
[Rights and Permissions](#)

- ☐ **16. Chip design for high-performance DSP**
Wood, R.; Masud, S.;
[Electronics & Communication Engineering Journal](#)
Volume 10, Issue 4, Aug. 1998 Page(s):191 - 200

[AbstractPlus](#) | Full Text: [PDF\(1248 KB\)](#) IEE JNL

- ☐ **17. Designing systems-on-chip using cores**
Bergamaschi, R.A.; Lee, W.R.;
[Design Automation Conference, 2000. Proceedings 2000. 37th](#)
June 5-9, 2000 Page(s):420 - 425

[AbstractPlus](#) | Full Text: [PDF\(552 KB\)](#) IEEE CNF
[Rights and Permissions](#)

- ☐ **18. A CAD framework for generating self-checking multipliers based on residue codes**
Noufal, I.A.; Nicolaidis, M.;
[Design, Automation and Test in Europe Conference and Exhibition 1999. Proceedings](#)
9-12 March 1999 Page(s):122 - 129
Digital Object Identifier 10.1109/DATE.1999.761107

[AbstractPlus](#) | Full Text: [PDF\(120 KB\)](#) IEEE CNF
[Rights and Permissions](#)

- ☐ **19. Optimizing multiple EDA tools within the ASIC design flow**
Bening, L.; Foster, H.;
[Design & Test of Computers, IEEE](#)
Volume 18, Issue 4, July-Aug. 2001 Page(s):46 - 55
Digital Object Identifier 10.1109/54.936248

[AbstractPlus](#) | [References](#) | Full Text: [PDF\(132 KB\)](#) IEEE JNL
[Rights and Permissions](#)

- ☐ **20. Three decades of HDLs. II. Conlan through Verilog**
Borrione, D.; Piloty, R.; Hill, D.; Lieberherr, K.J.; Moorby, P.;
[Design & Test of Computers, IEEE](#)
Volume 9, Issue 3, Sept. 1992 Page(s):54 - 63
Digital Object Identifier 10.1109/54.156158

[AbstractPlus](#) | Full Text: [PDF\(856 KB\)](#) IEEE JNL
[Rights and Permissions](#)

- ☐ **21. Tools to speed FPGA development**
Fawcett, B.K.;
[Spectrum, IEEE](#)
Volume 31, Issue 11, Nov. 1994 Page(s):88 - 94
Digital Object Identifier 10.1109/6.328732

[AbstractPlus](#) | Full Text: [PDF\(1016 KB\)](#) IEEE JNL
[Rights and Permissions](#)

- ☐ **22. Hardware-software co-design of embedded systems [and prolog]**
Wolf, W.H.;
[Proceedings of the IEEE](#)
Volume 82, Issue 7, July 1994 Page(s):967 - 989
Digital Object Identifier 10.1109/5.293155

[AbstractPlus](#) | Full Text: [PDF\(2392 KB\)](#) IEEE JNL

- ☐ **23. RPM: a rapid prototyping engine for multiprocessor systems**
Barroso, L.A.; Iman, S.; Dubois, M.; Ramamurthy, K.;
[Computer](#)
Volume 28, Issue 2, Feb. 1995 Page(s):26 - 34
Digital Object Identifier 10.1109/2.347997
[AbstractPlus](#) | [References](#) | Full Text: [PDF\(888 KB\)](#) IEEE JNL
[Rights and Permissions](#)
- ☐ **24. Efficient network folding techniques for routing permutations in VLSI**
Alnuweiri, H.M.; Sait, S.M.;
[Very Large Scale Integration \(VLSI\) Systems, IEEE Transactions on](#)
Volume 3, Issue 2, June 1995 Page(s):254 - 263
Digital Object Identifier 10.1109/92.386225
[AbstractPlus](#) | Full Text: [PDF\(864 KB\)](#) IEEE JNL
[Rights and Permissions](#)
- ☐ **25. Fault-secure parity prediction arithmetic operators**
Nicolaidis, M.; Duarte, R.O.; Manich, S.; Figueras, J.;
[Design & Test of Computers, IEEE](#)
Volume 14, Issue 2, April-June 1997 Page(s):60 - 71
Digital Object Identifier 10.1109/54.587743
[AbstractPlus](#) | [References](#) | Full Text: [PDF\(160 KB\)](#) IEEE JNL
[Rights and Permissions](#)

[View: 1-25](#) | [26-50](#) | [51-75](#) | [76-82](#)

[Help](#) [Contact Us](#) [Privacy & Security](#) [IEEE.org](#)

© Copyright 2006 IEEE – All Rights Reserved

Search Results

BROWSE

SEARCH

IEEE XPLORE GUIDE

SUPPORT

Results for "((parameterized <near> design<and>logic)<and>vhdl) <and> (pyr >= 1951 <and> pyr <= 2000)"

Your search matched 173 of 1335860 documents.

A maximum of 500 results are displayed, 25 to a page, sorted by Relevance in Descending order.

e-mail printer friendly

» Search Options

[View Session History](#)

[New Search](#)

Modify Search

((parameterized <near> design<and>logic)<and>vhdl) <and> (pyr >= 1951 <and> pyr <= 2000)

☐ Check to search only within this results set

Display Format: ☒ Citation ☐ Citation & Abstract

» Key

IEEE JNL	IEEE Journal or Magazine
IEE JNL	IEE Journal or Magazine
IEEE CNF	IEEE Conference Proceeding
IEE CNF	IEE Conference Proceeding
IEEE STD	IEEE Standard

[Select All](#) [Deselect All](#)

View: 1-25 | 26-50 | 51-75 | 76-100 | 101-125

| [Next >](#)

- ☐ 1. **Formal verification of VHDL descriptions in the Prevail environment**
Borrione, D.D.; Pierre, L.V.; Salem, A.M.;
[Design & Test of Computers, IEEE](#)
Volume 9, Issue 2, June 1992 Page(s):42 - 56
Digital Object Identifier 10.1109/54.143145
[AbstractPlus](#) | [Full Text: PDF\(1268 KB\)](#) IEEE JNL
[Rights and Permissions](#)
- ☐ 2. **Quantitative study of the impact of design and synthesis options on processor core performance**
Bautista, T.; Nunez, A.;
[Very Large Scale Integration \(VLSI\) Systems, IEEE Transactions on](#)
Volume 9, Issue 3, June 2001 Page(s):461 - 473
Digital Object Identifier 10.1109/92.929580
[AbstractPlus](#) | [References](#) | [Full Text: PDF\(316 KB\)](#) IEEE JNL
[Rights and Permissions](#)
- ☐ 3. **Methods of exploiting simulation technology for simulating the timing of dynamically reconfigurable logic**
Robinson, D.; Lysaght, P.;
[Computers and Digital Techniques, IEE Proceedings-](#)
Volume 147, Issue 3, May 2000 Page(s):175 - 180
Digital Object Identifier 10.1049/ip-cdt:20000498
[AbstractPlus](#) | [Full Text: PDF\(532 KB\)](#) IEE JNL
- ☐ 4. **Automatic verification of implementations of large circuits against HDL specifications**
Hoskote, Y.V.; Abraham, J.A.; Fussell, D.S.; Moondanos, J.;
[Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on](#)
Volume 16, Issue 3, March 1997 Page(s):217 - 228
Digital Object Identifier 10.1109/43.594828
[AbstractPlus](#) | [References](#) | [Full Text: PDF\(328 KB\)](#) IEEE JNL
[Rights and Permissions](#)
- ☐ 5. **Design of integrated circuits: directions and challenges**
Cavin, R.K., III; Hilbert, J.L.;
[Proceedings of the IEEE](#)
Volume 78, Issue 2, Feb. 1990 Page(s):418 - 435
Digital Object Identifier 10.1109/5.52219
[AbstractPlus](#) | [Full Text: PDF\(1864 KB\)](#) IEEE JNL
[Rights and Permissions](#)
- ☐ 6. **Design-for-reusability in VHDL**
Chang, J.M.; Agun, S.K.;

- ☐ **7. A survey of digital design reuse**
Jacome, M.F.; Peixoto, H.P.;
Design & Test of Computers, IEEE
Volume 18, Issue 3, May-June 2001 Page(s):98 - 107
Digital Object Identifier 10.1109/54.922806
AbstractPlus | References | Full Text: PDF(112 KB) IEEE JNL
Rights and Permissions

- ☐ **8. Accelerating Boolean satisfiability with configurable hardware**
Peixin Zhong; Martonosi, M.; Ashar, P.; Malik, S.;
FPGAs for Custom Computing Machines, 1998. Proceedings. IEEE Symposium on
15-17 April 1998 Page(s):186 - 195
Digital Object Identifier 10.1109/FPGA.1998.707896
AbstractPlus | Full Text: PDF(232 KB) IEEE CNF
Rights and Permissions

- ☐ **9. Comparison of VHDL/synthesis and graphical methods for top-down design**
Dent, D.; Jessiman, G.; Hearing, R.;
Digital System Design Using Synthesis Techniques (Digest No: 1996-029), IEE Colloquium On
15 Feb. 1996 Page(s):1/1 - 1/5
AbstractPlus | Full Text: PDF(296 KB) IEE CNF

- ☐ **10. An integrated multicomponent synthesis environment for MCMs**
Vemuri, R.; Kumar, N.; Vutukuru, R.; Rao, P.S.; Sinha, P.; Ren, N.; Mamtara, P.; Mandayam,
R.; Roy, J.;
Computer
Volume 26, Issue 4, April 1993 Page(s):62 - 74
Digital Object Identifier 10.1109/2.206517
AbstractPlus | Full Text: PDF(1272 KB) IEEE JNL
Rights and Permissions

- ☐ **11. Rapid design of biorthogonal wavelet transforms**
Masud, S.; McCanny, J.V.;
Circuits, Devices and Systems, IEE Proceedings [see also IEE Proceedings G- Circuits,
Devices and Systems]
Volume 147, Issue 5, Oct. 2000 Page(s):293 - 296
Digital Object Identifier 10.1049/ip-cds:20000692
AbstractPlus | Full Text: PDF(396 KB) IEE JNL

- ☐ **12. Introduction to high-level synthesis**
Gajski, D.D.; Ramachandran, L.;
Design & Test of Computers, IEEE
Volume 11, Issue 4, Winter 1994 Page(s):44 - 54
Digital Object Identifier 10.1109/54.329454
AbstractPlus | Full Text: PDF(880 KB) IEEE JNL
Rights and Permissions

- ☐ **13. Chip design for high-performance DSP**
Wood, R.; Masud, S.;
Electronics & Communication Engineering Journal
Volume 10, Issue 4, Aug. 1998 Page(s):191 - 200
AbstractPlus | Full Text: PDF(1248 KB) IEE JNL

- ☐ **14. Semicustom design of an IEEE 1394-compliant reusable IC core**
Bertacchi, M.; Grosso, D.; De Gloria, A.; Olivieri, M.;
Design & Test of Computers, IEEE
Volume 17, Issue 3, July-Sept. 2000 Page(s):95 - 105
Digital Object Identifier 10.1109/54.867900
AbstractPlus | References | Full Text: PDF(116 KB) IEEE JNL
Rights and Permissions

- ☐ **15. Using configurable computing to accelerate Boolean satisfiability**
Peixin Zhong; Martonosi, M.; Ashar, P.; Malik, S.;
Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on
Volume 18, Issue 6, June 1999 Page(s):861 - 868
Digital Object Identifier 10.1109/43.766733
[AbstractPlus](#) | [References](#) | Full Text: [PDF\(124 KB\)](#) IEEE JNL
[Rights and Permissions](#)
- ☐ **16. A reconfigurable 8 GOP ASIC architecture for high-speed data communications**
Grayver, E.; Daneshrad, B.;
Selected Areas in Communications, IEEE Journal on
Volume 18, Issue 11, Nov. 2000 Page(s):2161 - 2171
Digital Object Identifier 10.1109/49.895021
[AbstractPlus](#) | [References](#) | Full Text: [PDF\(504 KB\)](#) IEEE JNL
[Rights and Permissions](#)
- ☐ **17. Instruction set selection for ASIP design**
Gschwind, M.;
Hardware/Software Codesign, 1999. (CODES '99) Proceedings of the Seventh International Workshop on
3-5 May 1999 Page(s):7 - 11
Digital Object Identifier 10.1109/HSC.1999.777382
[AbstractPlus](#) | Full Text: [PDF\(408 KB\)](#) IEEE CNF
[Rights and Permissions](#)
- ☐ **18. Using reconfigurable computing techniques to accelerate problems in the CAD domain: a case study with Boolean satisfiability**
Peixin Zhong; Ashar, P.; Malik, S.; Martonosi, M.;
Design Automation Conference, 1998. Proceedings
15-19 Jun 1998 Page(s):194 - 199
[AbstractPlus](#) | Full Text: [PDF\(588 KB\)](#) IEEE CNF
[Rights and Permissions](#)
- ☐ **19. Rapid design of discrete orthonormal wavelet transforms using silicon IP components**
Masud, S.; McCanny, J.V.;
Acoustics, Speech, and Signal Processing, 1999. ICASSP '99. Proceedings., 1999 IEEE International Conference on
Volume 4, 15-19 March 1999 Page(s):2167 - 2170 vol.4
Digital Object Identifier 10.1109/ICASSP.1999.758364
[AbstractPlus](#) | Full Text: [PDF\(312 KB\)](#) IEEE CNF
[Rights and Permissions](#)
- ☐ **20. Profile-driven behavioral synthesis for low-power VLSI systems**
Kumar, N.; Katkoori, S.; Rader, L.; Vemuri, R.;
Design & Test of Computers, IEEE
Volume 12, Issue 3, Autumn/Fall 1995 Page(s):70
Digital Object Identifier 10.1109/MDT.1995.466383
[AbstractPlus](#) | [References](#) | Full Text: [PDF\(1044 KB\)](#) IEEE JNL
[Rights and Permissions](#)
- ☐ **21. A distributed modeling approach for simulation and verification of digital designs**
Ghosh, S.;
Circuits and Systems, IEEE Transactions on
Volume 34, Issue 10, Oct 1987 Page(s):1171 - 1181
[AbstractPlus](#) | Full Text: [PDF\(1480 KB\)](#) IEEE JNL
[Rights and Permissions](#)
- ☐ **22. Automating the design of SOC's using cores**
Bergamaschi, R.A.; Bhattacharya, S.; Wagner, R.; Fellenz, C.; Muhlada, M.; White, F.; Daveau, J.-M.; Lee, W.R.;
Design & Test of Computers, IEEE
Volume 18, Issue 5, Sept.-Oct. 2001 Page(s):32 - 45
Digital Object Identifier 10.1109/54.953270
[AbstractPlus](#) | [References](#) | Full Text: [PDF\(232 KB\)](#) IEEE JNL

- ☐ **23. Designing systems-on-chip using cores**
Bergamaschi, R.A.; Lee, W.R.;
[Design Automation Conference, 2000. Proceedings 2000. 37th](#)
June 5-9, 2000 Page(s):420 - 425
[AbstractPlus](#) | Full Text: [PDF\(552 KB\)](#) [IEEE CNF](#)
[Rights and Permissions](#)
- ☐ **24. Design of virtual digital controllers based on dynamically reconfigurable FPGAs**
Sklyarov, V.; Lau, N.; Sal Monteio, R.; Melo, A.; Oliveira, A.;
[Euromicro Conference, 1998. Proceedings. 24th](#)
Volume 1, 25-27 Aug. 1998 Page(s):200 - 203 vol.1
Digital Object Identifier 10.1109/EURMIC.1998.711799
[AbstractPlus](#) | Full Text: [PDF\(420 KB\)](#) [IEEE CNF](#)
[Rights and Permissions](#)
- ☐ **25. A 195K FFT/s (256-points) high performance FFT/IFFT processor for OFDM applications**
Vergara, M.; Strum, M.; Eberle, W.; Gyselinckx, B.;
[Telecommunications Symposium, 1998. ITS '98 Proceedings. SBT/IEEE International](#)
9-13 Aug. 1998 Page(s):273 - 278 vol.1
Digital Object Identifier 10.1109/ITS.1998.713131
[AbstractPlus](#) | Full Text: [PDF\(376 KB\)](#) [IEEE CNF](#)
[Rights and Permissions](#)

[View: 1-25](#) | [26-50](#) | [51-75](#) | [76-100](#) | [101-125](#) | [Next >](#)